Met

Since the antenna is usually single-ended, differential applications generally require a mechanism to convert the antenna signal from single-ended to differential for connection to the differential low noise amplifier (LNA) or the differential PA. The circuit implementation for a single-ended to differential LNA is shown in Figures 46 and 47. LC circuit, 646, 648 and the CL circuit 652, 650 matches the PA to the antenna when the PA is on and the LNA is off (as shown in figure 46), and matches the LNA to the antenna when the LNA is on and the PA is off (as shown in figure 47). When the LNA is off it only introduces a capacitive loading to the PA. The matching circuit can be designed to compensate for this additional capacitance.

Please amend the paragraph beginning on page 79, line 11 as follows:

B45

In operation, during the transmit mode, a differential voltage across the drains of the PA transistors 634, 632 is generated. The two drains assert 180-degree out of phase voltages and they are combined through the LC and CL matching circuits to yield a single-ended voltage at the output. The LC circuit shifts the phase of the output signal from the transistor 632 by 90 degrees. The CL circuit shifts the phase of the signal output from the transistor 634 by 90 degrees in the opposite direction. Consequently, both signals are in-phase when combined at the output of the matching circuits.

REMARKS

In the Office Action dated February 13, 2002, all of the claims (1 - 31) were rejected under 35 U.S.C. § 103. By this amendment, Applicants have amended the drawings and the specification to correct several typographical errors.

Applicants traverse the rejection of claims 1 - 31 under 35 U.S.C. § 103. The cited references, considered either separately or in combination, do not teach or suggest a receiver "directly connected to the transmitter output" as claimed in independent claim 1, or performing the step of "disabling the transmitter and enabling the receiver," as claimed in independent claim 13 or a receiver input "directly connected to the transmitter output" and "matching means for matching the connected transmitter output and receiver input to the antenna" as claimed in independent claim 20.

Accordingly, independent claims 1, 13 and 20 and the claims that depend on them are not obvious over the cited art.

Amendments to the Drawings

The drawings have been amended to correct several typographical errors in the drawings and a few omissions in the drawings. The majority of these errors involve the use of the same reference numeral for different elements in the drawings. No new matter has been added.

Figure 1 has been amended to add reference designation 17 to the control bus. This is supported in the specification, for example, at page 11, line 14: "control bus 17."

Figure 2 has been amended as follows:

A line has been added between components 52 and 53. This is supported in the specification, for example, at page 14, lines 29 - 30 where is explained that the output of the mixer 52 goes to the filter 53: "A filter 53 can be positioned at the output of the complex mixer."

The line added between components 52 and 53 is labeled "I/Q." This is supported in the specification, for example, at page 15, lines 19 - 22, where it is explained that the output of the mixer 52 may be an I/Q signal: "... the mixer 52 can be configured as a double quadrature mixer ... to generate the Q-clock and ... the I-clock."

A spelling error has been corrected in the label for the crystal oscillator 38.

The reference numeral 40 for the "DIVIDE / N" component has been corrected to designate reference numeral 50. This is supported in the specification, for example, at page 14, line 27: "divide by N circuit 50."

Figure 4 has been amended as follows:

Reference numeral 82 has been changed to 79.

Reference numeral 83 has been changed to 75.

These reference numerals have also been changed in the specification at page 18, lines 12 and 15 as set forth in the "Version with markings to show changes made.". These changes were made to correct duplicate use of the reference numerals 82 and 83.

The abbreviation "OUTP" has been changed to the complete word "OUTPUT."

Figure 4(a) has been amended to add all of the reference numerals and to add four components.

The following reference numerals have been added: 463, 465, 467, 469, 471, 473, 475, 479, 481, 486, 488, 490 and 492.

The following components have been added: 494, 496, 498 and 500.

These reference numerals and components were inadvertently omitted from the drawing for Figure 4(a), however, these numerals and components are clearly described in the specification as being in Figure 4(a).

Regarding the reference numerals, this support is, for example, in the four paragraphs beginning at page 18, line 30. Pertinent recitations in the paragraphs are underlined:

In the case of transceiver chip integration, an off chip coupler (not shown) can be used to split the single-ended output from the antenna into a differential output with each output being 180° out of phase. The LNA input can be matched to the coupler, i.e., a 50 ohm source, by LC circuits. A shunt capacitor $\underline{463}$ in combination with a series inductor $\underline{465}$ provides a matching circuit for one output of the coupler, and a shunt capacitor $\underline{467}$ in combination with a series inductor $\underline{469}$ provides a matching circuit for the other output of the coupler. At 2.4 GHz., each LC circuit may be replaced by a shunt capacitor and transmission line. In the described exemplary embodiment, the LC circuits are off-chip for improved noise figure performance. Alternatively, the LC circuits could be integrated

on chip. However, due to the high loss of on chip inductors, the noise figure, as well as gain, could suffer.

The differential output of the coupler is connected to a differential input of the LNA via the LC matching circuits. The differential input includes a pair of input FET transistors <u>471,473</u> with inductive degeneration. This is achieved with an on chip source inductor <u>475</u> connected between the input transistor 471 and ground, and a second on chip source inductor <u>479</u> connected between the input transistor 473 and ground. The on chip inductive degeneration provides a predominantly resistive input impedance. In addition, the FET noise contribution at the operating frequency is reduced.

The outputs of the input transistors 471, 473 are coupled to a cascode stage implemented with a pair of transistors 481, 486, respectively. The cascode stage provides isolation between the LNA input and its output. This methodology improves stability, and reduces the effect of the output load on the LNA input matching circuits. The gates of the cascode transistors 481, 486 are biased at the supply voltage by a resistor 488. The resistor 488 reduces instability that might otherwise be caused by parasitic inductances at the gates of the cascoded transistors 481, 486. Since the described exemplary embodiment of the LNA uses a differential architecture, the resistor does not contribute noise to the LNA output.

The output of cascoded transistor 481 is coupled to the supply voltage through a first inductor 490. The output of the cascodedc transistor 486 is coupled to the supply voltage through a second inductor 492. The LNA is tuned to the operating frequency by the output inductors 490, 492. More particularly, these inductors 490, 492 resonate with the LNA output parasitic capacitance, and the input capacitance of the next state (not shown). Embodiments of the present invention integrated into a single integrated circuit do not require a matching network at the LNA output.

Regarding the added components, this support is, for example, in the paragraph beginning at page 19, line 32. Pertinent recitations in the paragraph are underlined:

The gain of the LNA can be digitally controlled. This is achieved by introducing a switchable resistor in parallel with each of the output inductors. In the described exemplary embodiment, a series resistor 494 and switch 496 is connected in parallel with the output inductor 490, and a second

series resistor 498 and switch 500 is connected in parallel with the output inductor 492. The switches can be FET transistors or any other similar switching devices known in the art. In the low gain mode, each resistor 494, 498 is connected in parallel with its respective output inductor 490, 492, which in turn, reduces the quality factor of each output inductor, and as a consequence the LNA gain. In the high gain mode, the resistors 494, 498 are switched out of the LNA output circuit by their respective switches 496, 500.

Figure 7 has been amended to complete the "square root" symbol. This is supported, for example, by the discussion at page 24, line 7 of the amplitude of the image being rejected by the square root of $1 + (4Q)^2$.

Figure 14 has been amended as follows:

Reference numeral 900 has been changed to 929. Reference numeral 904 has been changed to 944. These reference numerals have also been changed in the specification at page 32, line 8. These changes were made to correct duplicate use of the reference numerals 900 and 904.

The following reference numerals have been added: 937, 938, 939, 940, 941, 942, 943 and 945. These reference numerals were inadvertently omitted from the drawing for Figure 14, however, these numerals are clearly described in the specification as being in Figure 14. See, for example, page 33, lines 4 - 7: "The voltage at the output of each differential amplifier 930, 931, 932, 933, 934, 935, 936 is coupled to a rectifier 937, 938, 939, 940, 941, 942, 943, 944, respectively. The outputs of the rectifiers are connected to ground through a common resistor 945."

Figure 17(a) has been amended to change the labels I_clk and Q_clk to clk_I and clk_Q, respectively. This is supported in the specification, for example, at page 43, lines 31 - 32 where it is explained that the names of the input signals for the IF MIXER BUFFER 352 are clk_I and clk_Q: "The clock generator outputs clk_I and clk_Q for the IF mixer buffer (see figure 17)."

Figure 23 has been amended to correct duplicate use of the reference numerals 334, 340, 342, 344, 346, 348 and 350.

Reference numeral 334 has been changed to 337.

Reference numeral 340 has been changed to 382.

Reference numeral 342 has been changed to 372.

Reference numeral 344 has been changed to 374.

Reference numeral 346 has been changed to 376.

Reference numeral 348 has been changed to 378.

Reference numeral 350 has been changed to 380.

These reference numerals have also been changed in the specification at the paragraph beginning at page 46, line 23 as set forth in the "Version with markings to show changes made."

Figure 32 has been amended to correct duplicate use of the reference numeral 876. Reference numeral 876 has been changed to 877. This reference numeral has also been changed in the specification at the paragraph beginning at page 55, line 5 as set forth in the "Version with markings to show changes made."

Figure 33 has been amended to correct duplicate use of the reference numerals 892, 900 and 902.

Reference numeral 892 has been changed to 891.

Reference numeral 900 has been changed to 893.

Reference numeral 902 has been changed to 895.

These reference numerals have also been changed in the specification at the paragraph beginning at page 55, line 22 as set forth in the "Version with markings to show changes made."

Figure 33a has been amended to correct duplicate use of the reference numerals 902 and 910.

Reference numeral 902 has been changed to 911.

Reference numeral 910 has been changed to 912.

These reference numerals have also been changed in the specification at the paragraph beginning at page 60, line 6 as set forth in the "Version with markings to show changes made."

Figure 40 has been amended to add reference numeral 285 that was inadvertently omitted from the drawing for Figure 40. As described, for example, at page 72, lines 25 - 26, reference numeral 285 is clearly described in the specification as being in Figure 40: "The signals at the outputs of the polyphase filters are detected with a received-signal-strength-indicator (RSSI) block 284, 285 in each path."

Figure 45 has been amended to correct duplicate use of the reference numeral 860. Reference numeral 860 has been changed to 859. This reference numeral has also been changed in the specification at the paragraph beginning at page 78, line 15 as set forth in the "Version with markings to show changes made."

Amendments to the Specification

In addition to the amendments to the specification associated with the amendments to the drawings, applicants have amended several typographical errors in the specification as set forth in the "Version with markings to show changes made." Applicants believe these corrections are self explanatory. No new matter has been added.

Response to the Rejection of Claims 1 - 15, 17 and 19 - 31 Under 35 U.S.C.§ 103

Claims 1-15, 17, 19-31 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Rucki et al. (US Patent No. 6,006,112) in view of Priniski et al. (US Patent No. 4,055,807). Claims 1, 13 and 20 are independent claims

Regarding independent claim 1, the Office Action states in paragraph 2:

Regarding claim 1, Rucki et al discloses a transceiver (300 of figs. 3-4), comprising: a transmitter (302 of figs. 3-4; col. 4, lines 8-17) having an output to couple a transmission

signal (col. 4, lines 18-26) to an antenna (305 of figs. 3-4; col. 1, line 47-col. 2, line 63); and a receiver (307 of figs. 3-4) having an input responsive to a receive signal from the antenna (305 of figs. 3-4; col. 4, lines 27-67). However, Rucki et al does not specifically disclose a receiver input being directly connected to the transmitter output.

On the other hand, Priniski et al, from the same field of endeavor, discloses a means for effectively switching an antenna between a receiver and transmitter, which means also provides a simple way to isolate the receiver from the transmitter when the system is in the transmit mode. The antenna switch is operable in either transmit or receive mode, for switching an antenna to either a transmitter or a receiver, respectively. Both the transmitter and receiver or operable in a selected frequency band. The switch comprises a filter having an input and an output; the filter input couples to the antenna, with the filter output coupling to the receiver (col. 2, line 4-66). Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to apply the antenna switch used in Priniski to the communication system of Rucki in order to match the connected transmitter output and receiver input to the antenna.

Applicants respectfully disagree. The receiver in Priniski is not "directly connected to the transmitter output" as claimed in claim 1. In Priniski, the input 42 to the receiver 44 connects to the node 40 while the output of the transmitter connects to the node 30. Located between the nodes 30 and 40 is, in effect, a high impedance switch 32 that is manually controlled by a switch 60. This is explained in the Priniski specification beginning at column 2, line 64: "On activation to the transmit mode, push-to-talk switch 60 is suppressed whereby semiconductor diode 48 is forward biased to a low impedance state. Thus, the output port 40 of high pass filter 32 is coupled through capacitor 50 at or near the low impedance ground potential. This causes the capacitor 36 to resonate with inductor 38 whereby a high impedance is reflected to the input port 30 of the high pass filter 32."

The above explanation illustrates that Priniski's mechanism for preventing damage to the receiver when the transmitter is transmitting inherently involves driving the input of the receiver "at or near the low impedance ground potential" plus the bias across diode 48. Thus, in Priniski a

manually controlled switch circuit connects the receiver to the transmitter and Priniski prevents damage to the receiver by driving the input to the receiver low when transmitting.

In contrast, as depicted in Figure 46, for example, in the claimed invention the receiver (LNA) input connects directly to the output of the transmitter at coupling capacitors 642 and 644. Applicant's claimed invention does not use a high impedance switch or drive the input to the receiver low. Instead, by incorporating, for example, a power amplifier and LNA that are sequentially enabled and disabled, the receiver and transmitter may be directly connected.

In summary, the cited references considered either singularly or in combination do not teach or suggest the claimed invention. Accordingly, applicants respectfully submit that independent claim 1 and claims 2 - 12 depending on claim 1 are not anticipated by nor obvious in view of Rucki et al. and/or Priniski et al.

Regarding independent claim 13, the Office Action states in paragraph 2:

Regarding claim 13, Rucki et al discloses a method of coupling a transceiver (300 of figs. 3-4) to an antenna (305 of figs. 3-4), the transceiver (300 of figs. 3-4; col. 4, lines 8-17) having a transmitter output (302 of figs. 3-4) and a receiver input (307 of figs. 3-4) connected directly together (col. 4, lines 18-26), the method comprising: Disabling (311 of figs. 3-4 such as S4) the receiver input; transmitting a transmission signal from the transmitter output (302 of figs. 3-4) to the antenna (305 of figs. 3-4) with the receiver disabled (311 of figs. 3-4 such as S4; col. 4, lines 21-32); disabling (311 of figs. 3-4 such as S1-S4; col. 4, lines 34-41) the transmitter and enabling the receiver (col. 4, lines 42-67). However, Rucki et al does not specifically disclose the steps of disabling the transmitter and enabling the receiver; and receiver signal from the antenna at the receiver with the transmitter disabled.

On the other hand, Priniski et al, from the same field of endeavor, discloses a means for effectively switching an antenna between a receiver and transmitter, which means also provides a simple way to isolate the receiver from the transmitter when the system is in the transmit mode. The antenna switch is operable in either a transmit or a receive mode, for switching an antenna to either a transmitter or a receiver, respectively. Both the transmitter

and receiver are operable in a selected frequency band. The switch comprises a filter having an input and an output; the filter input couples to the antenna, with the filter output coupling the receiver (col. 2, line 4-66). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the antenna switch used in Priniski to the communication system of Rucki in order to match the connected transmitter output and receiver input to the antenna.

Applicants respectfully disagree. Priniski does not perform the step of "disabling the transmitter and enabling the receiver" as claimed in claim 13. As discussed above in conjunction with claim 1, Priniski uses a switch to selectively isolate the transmitter from the receiver. Thus, Priniski merely isolates the transmitter and receiver, it does not enable or disable them.

In contrast, as depicted in Figure 46, for example, in one embodiment of the claimed invention a power amplifier and LNA are sequentially enabled and disabled by powering them on and off.

In summary, the cited references considered either singularly or in combination do not teach or suggest the claimed invention. Accordingly, applicants respectfully submit that independent claim 13 and claims 14 - 19 depending on claim 13 are not anticipated by nor obvious in view of Rucki et al. and/or Priniski et al.

Regarding independent claim 20, the Office Action states in paragraph 2:

Regarding claim 20, Rucki et al discloses a transceiver (300 of figs. 3-4; col. 4, lines 8-17), comprising: a transmitter (302 of figs. 304) having an output to couple a transmission signal (col. 4, lines 18-26) to an antenna (305 of figs. 3-4; col. 1, line 47-col. 2, line 63); a receiver (307 of figs. 3-4) having an input responsive to a receive signal from the antenna (305 of figs. 3-4; col. 4, lines 14-32), the receiver input (307 of figs. 3-4) being directly connected to the transmitter output (302 of figs. 3-4; col. 4, lines 27-67). However, Rucki et al does not specifically disclose a matching means for matching the connected transmitter output and receiver input to the antenna.

On the other hand, Priniski et al, from the same field of endeavor, discloses a means for effectively switching an antenna between a receiver and transmitter, which means also provides a simple way to isolate the receiver from the transmitter when the system is in the transmit mode. The antenna switch is operable in either a transmit or a receive mode, for switching an antenna to either a transmitter or a receiver, respectively. Both the transmitter and receiver are operable in a selected frequency band. The switch comprises a filter having an input and an output; the filter input couples to the antenna, with the filter output coupling to the receiver (col. 2, line 4-66). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the antenna switch used in Priniski to the communication system of Rucki in order to match the connected transmitter output and receiver input to the antenna.

Applicants respectfully disagree. For reasons similar to those discussed above in conjunction with claim 1 the receiver input in Priniski is not "directly connected to the transmitter output" as claimed in claim 20. Thus, the cited references to not teach or suggest the claimed invention.

Moreover, Priniski does not teach "matching means for matching the connected transmitter output and receiver input to the antenna" as claimed in claim 20. The antenna switch in Priniski is merely a high pass filter, not an antenna matching means. See for example column 2, lines 13 - 16: "High pass filter network 32 is a "T" type filter"

Priniski states at column 2, lines 60 - 63: "Also, the component values of the low pass filter 14 and high pass filter 32 are selected whereby the impedance of the antenna is transformed to a proper value at the receiver input." Priniski does not, however, teach or suggest a transceiver where the transmitter and receiver are actually directly connected, thereby requiring antenna matching for both the receiver and the transmitter.

In summary, the cited references considered either singularly or in combination do not teach or suggest the claimed invention. Accordingly, applicants respectfully submit that independent

claim 20 and claims 21 - 31 depending on claim 20 are not anticipated by nor obvious in view of

Rucki et al. and/or Priniski et al.

Response to the Rejection of Claims 16 and 18 Under 35 U.S.C.§ 103

Claims 16 and 18 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Rucki

et al. (US Patent No. 6,006,112) in view of Priniski et al. (US Patent No. 4,055,807) as applied to

claims 1 - 15 and further in view of Lampen (US Patent No. 5,375,257).

Claims 16 and 18 depend on claim 13. For the reasons set forth above regarding the

patentability of claim 13, applicants respectfully submit that claims 16 and 18 are patentable as well.

SUMMARY

In view of the above, applicants submit that claims 1 - 31 are in condition for allowance.

Accordingly, applicants respectfully request that the application be passed to issue.

Attached hereto is a marked-up version of the changes made to the specification and claims

by the current amendment. The attached page is captioned "Version with markings to show

changes made."

Respectfully submitted,

CHRISTIE, PARKER & HALE, LLP

By

Stephen D. Burbach

Reg. No. 40,285

626/795-9900

SDB/dlf

VERSION WITH MARKINGS TO SHOW CHANGES MADE

N THE SPECIFICATION:

Please amend the paragraph beginning on page 4, line 2 as follows:

FIG. 7 is a graphical depiction of the frequency response [on] of the biquad stage of FIG. 6 in accordance with an exemplary embodiment of the present invention;

Please amend the paragraph beginning on page 4, line 11 as follows:

FIG. 10 is an electrical diagram of [a modified] a modified biquad stage of FIG. 6 in accordance with an exemplary embodiment of the present invention;

Please amend the paragraph beginning on page 4, line 20 as follows:

FIG. 12(b) is an electrical diagram of [ta] <u>a</u> tunable array of resistors in accordance with an exemplary embodiment of the present invention;

Please amend the paragraph beginning on page 5, line 2 as follows:

FIG. 16(b) is a block diagram of a full-wave rectifier [of the] of the programmable multiple stage amplifier of FIG. 14 in accordance with an exemplary embodiment of the present invention;

Please amend the paragraph beginning on page 5, line 24 as follows:

FIG. 19(b) is a graphical depiction of a signal spectrum at the output of a two [second] stage polyphase filter of the clock generator of FIG. 18 in accordance with an exemplary embodiment of the present invention;

Please amend the paragraph beginning on page 6, line 31 as follows:

FIG. 27 is an electrical diagram of a bias circuit for a [the] current source of the differential power amplifier of FIG. 25 in accordance with an exemplary embodiment of the present invention;

Please amend the paragraph beginning on page 9, line 9 as follows:

In accordance with an exemplary embodiment of the present invention, a [tranceiver] transceiver utilizes a combination of frequency planning, circuit design, layout and implementation,

differential signal paths, dynamic calibration, and self-tuning to achieve robust performance over process variation and interference. This approach allows for the full integration of the transceiver onto a single IC for a low cost, low power, reliable and more compact solution. This can be achieved by (1) moving external bulky and expensive image reject filters, channel select filters, and baluns onto the RF chip; (2) reducing the number of off-chip passive elements such as capacitors, inductors, and resistors by moving them onto the chip; and (3) integrating all the remaining components onto the chip. As those skilled in the art will appreciate, the described exemplary embodiments of the transceiver do not require integration into a single IC and may be implemented in a variety of ways including discrete hardware components.

Please amend the paragraph beginning on page 13, line 10 as follows:

The output of the amplifier 28 is coupled to a second set of complex IF mixers 30 where it is mixed with the IF clocks from the LO generator for the purpose of downconverting the complex IF signal to baseband. The complex IF mixers 30 not only reject the image of the complex IF signal, but also reduce[s] some of the unwanted cross modulation spurious signals thereby relaxing the filtering requirements.

Please amend the paragraph beginning on page 13, line 16 as follows:

The complex baseband signal from the mixers 30 is coupled to a programmable passive polyphase filter within a programmable low pass filter 32. The programmable low pass filter 32 further filters out higher order cross modulation products. The polyphase filter can be centered at four times the IF frequency to notch out one of the major cross modulation products which results from the multiplication of the third harmonic of the IF signal with the IF clock. After the complex baseband signal is filtered, it either is passed through an analog-to-digital (A/D) converter 34 to be digitized or is passed to an analog demodulator 36. The analog demodulator 36 can be implemented to handle any number of different modulation schemes by way of example FSK. Embodiments of the present invention with an FSK demodulator uses the A/D converter [36] 34 to sample baseband data with other modulation schemes for digital demodulation in a digital signal processor (not shown).

Please amend the paragraph beginning on page 13, line 33 as follows:

The reference frequency output from the oscillator 38 is coupled to a divider 40. The divider 40 divides the reference signal $f_{\rm OSC}$ by a number L to generate the IF clocks for downconverting the complex IF signal in the receiver to baseband. A clock generator 41 is positioned at the output of the divider 40 to generate a quadrature sinusoidal signal from the square wave output of the divider 40. Alternatively, the clock generator 41 can be located in the receiver. The divider 40 may be programmed by [through] the program input. This feature allows changes in the IF frequency to avoid interference from an external source.

Please amend the paragraph beginning on page 15, line 14 as follows:

In the described exemplary embodiment, the RF clocks are generated in the [in the] LO generator 14. This can be accomplished in various fashions including, by way of example, either generating the RF clocks in the VCO or using a polyphase circuit to generate the RF clocks. Regardless of the manner in which the RF clocks are generated, the mixer 52 will produce a spectrum of frequencies including the sum and difference frequencies, specifically, $f_{VCO} \times (1+(1/N))$ and its image $f_{VCO} \times (1-(1/N))$. To reject the image, the mixer 52 can be configured as a double quadrature mixer as depicted in Figure 3. The double quadrature mixer includes one pair of mixers 55, 57 to generate the Q-clock and a second pair of mixers 59, 61 to generate the I-clock. The Q-clock mixers utilizes a first mixer 55 to mix the I output of the VCO 48 (see Figure 2) with the Q output of the divider 40 and a second mixer 57 to mix the Q output of the VCO with the I output of the divider. The outputs of the first and second mixers are connected together to generate the Q-clock. Similarly, the I-clock mixers utilizes a first mixer 59 to mix the I output of the divider with the [Q] I output of the VCO and a second mixer 61 to mix the Q output of the divider with the [I] Q output of the VCO. The outputs of the first and second mixers are connected together to generate the I-clock. This technique provides very accurate I-Q clocks by combination of quadrature VCO and filtering. Because of the quadrature mixing, the accuracy of the I-Q clocks is not affected by the VCO inaccuracy, provided that the divide by N circuit generates quadrature outputs. This happens for even divide ratios, such as N=2.

Please amend the paragraph beginning on page 17, line 27 as follows:

Figure 4 shows a schematic of a single-to-differential amplifier having two identical cascode stages that are driven by the same single-ended input 64. The input 64 is coupled to a T-network having two series capacitors 82, 84 and a shunt inductor 72. The first stage includes a pair of transistors 74, 78 connected between the shunt inductor 72 and a DC power source via an inductor 68. The second stage includes a complimentary pair of transistors 76, 80 connected between ground and the DC power source via an inductor 70. The gate of [the] one of the transistors 80 in the second stage is connected to the output of the T-network at the capacitor 84. A bias current is applied to the gate of each transistor.

Please amend the paragraph beginning on page 18, line 9 as follows:

For DC biasing purposes, the shunt inductor 72 provides a short circuit to ground allowing both stages of the amplifier to operate at the same DC drain current. The output capacitor 84 provides DC isolation between the gate bias applied to the transistor 80 of the second stage and the source [82] 79 of the transistor 78 in the first stage.

Please amend the paragraph beginning on page 18, line 14 as follows:

In operation, a signal applied to the input of the amplifier is coupled to both the source [82] 79 of the transistor 78 of the first stage and the gate [83] 75 of the transistor 80 of the second stage. This causes the gain of each stage to vary inversely to one another. As a result, the signal voltage applied to the input of the amplifier is converted to a signal current with the signal current in the first stage being inverted from the signal current in the second stage. Moreover, the two stages will generate the same gain because the gm of the transistors should be the same, and therefore, the total gain of the amplifier is twice as much as conventional single-to-differential amplifiers.

Please amend the paragraph beginning on page 19, line 24 as follows:

The output of cascoded transistor 481 is coupled to the supply voltage through a first inductor 490. The output of the cascoded[c] transistor 486 is coupled to the supply voltage through a second inductor 492. The LNA is tuned to the operating frequency by the output inductors 490, 492. More particularly, these inductors 490, 492 resonate with the LNA output parasitic capacitance, and the input capacitance of the next [state] stage (not shown). Embodiments of the

present invention integrated into a single integrated circuit do not require a matching network at the LNA output.

Please amend the paragraph beginning on page 29, line 30 as follows:

The center frequency of the complex filter can be adjusted by setting $1/R_uC_u$ equal to a reference frequency generated, by way of example, by the crystal oscillator in the controller. The filter is automatically tuned by monotonic successive approximation as described in detail in Section 4.0 herein. Once the value of R_uC_u is set, the complex filter characteristics depends only on the fourbit code for the capacitors and the [four] five-bit code for the resistors. For example, assume that the value of the resistors in the biquad stage of figure 6 is as following: $R_i = n_A R_u$, $R_f = n_Q R_u$, and $R_C = n_Q R_u$. Likewise, assume that $C = n_C C_u$, where n_C is a constant, and that $1/R_u C_u = \omega_u$. The value of ω_u is set to a reference crystal by a successive approximation feedback loop. The filter frequency response for the received signal will be:

Please amend the paragraph beginning on page 32, line 5 as follows:

Figure 14 shows a block diagram of an exemplary embodiment of the programmable multiple gain amplifier with an RSSI output. The RSSI output provides an indication of the strength of the IF signal. The programmable multiple gain amplifier includes three types of amplifiers. The input buffer is shown as a type I amplifier [900] 929 and the type III amplifier [904] 944 serves as the output buffer. The core amplifier is shown as a direct-coupled cascade of seven differential amplifiers 930, 931, 932, 933, 934, 935, 936. The core amplifier includes seven bypass switches 930', 931', 932', 933', 934', 935', 936', one bypass switch connected across each differential amplifier. The bypass switches provide programmable gain under control of the controller (see Figure 2).

Please amend the paragraph beginning on page 33, line 2 as follows:

Turning back to Figure 14, the type II core amplifier 902 includes a direct-coupled cascade of seven differential amplifiers 930, 931, 932, 933, 934, 935, 936, each with a voltage gain, by way of example, 12 dB. The voltage at the output of each differential amplifier 930, 931, 932, 933, 934, 935, 936 is coupled to a rectifier 937, 938, 939, 940, 941, 942, 943, [944,] respectively. The outputs of the rectifiers are connected to ground through a common resistor 945. The summation of the

currents from each of the rectifiers flowing through the common resistor provides a successive logarithmic approximation of the input IF voltage. With a 12 dB gain per each differential amplifier, a total cascaded gain of 84 dB is obtained. As those skilled in the art will appreciate, any number of differential amplifiers, each with the same or different gain, may be employed.

Please amend the paragraph beginning on page 40, line 30 as follows:

Transistors 970 and 971 provide a current-mirror load to cross-coupled transistors 968, 962. Similarly, transistors 972, 973 provide a current-mirror load to cross-coupled transistors [962] 966, 964. The current through the cross-coupled transistors [962] 966, 964 is the sum of the current through the load transistor 972 and the current through the load transistor 971 which is mirrored from the load transistor 970. The current through the cross-coupled transistors [962, 962] 966, 964 is also mirrored to load transistor 973 for the RSSI output.

Please amend the paragraph beginning on page 43, line 12 as follows:

The outputs of the limiters are coupled to the quadrature clocks of the IF mixers (I_in for mixer 322, [I] Q_in for mixer 323, [Q] I_in for mixer 324, Q_in for mixer 325) and the IF clocks are coupled to the data input of the IF mixers. This configuration minimizes spurs at the output of the IF mixers because the signal being mixed is the IF clocks which is a clean sine wave, and therefore, has minimal harmonics. The limiting action of the programmable multiple stage amplifier on the I and Q data will have essentially no effect on the spurs at the output of the IF mixers. Figure 17b shows the IF mixer clock signal spectrum which contains only odd harmonics. The IF signals do not have even harmonics in embodiments of the present invention using a fully differential configuration. The bandwidth of the m'th(=2n+l) harmonic is directly proportional to mfs, whereas its amplitude is inversely proportional to mfs. Figure 17c shows the sinusoidal input spectrum of the IF clocks. Figure 17d shows the IF mixer output spectrum.

Please amend the paragraph beginning on page 43, line 27 as follows:

A clock generator can be used to generate a quadrature sinusoidal signal with controlled amplitude. The clock generator can be located in the receiver, or alternatively the LO Generator, and provides a clean sinusoidal IF from the square wave output of the divider in the LO Generator

for downconverting the IF signal in the receiver path to baseband. Figure 18 shows a block diagram and signal spectrum of a clock generator. A sinusoidal signal is generated from a square-wave using cascaded polyphase. Figure 18 shows a clock generator block diagram. The clock generator outputs clk_I and clk_Q for the IF mixer buffer (see figure 17). The clock generator includes a polyphase filter at 3fs 360, a polyphase filter at 5fs 362, and a low pass filter 364. Figure 19a shows the input clock signal spectrum. Figure 19b shows the spectrum [at] after 3fs 366 and [at] 5fs 368 polyphase. Figure 19c shows the sinusoidal signal generation after the low pass filter 364.

Please amend the paragraph beginning on page 46, line 15 as follows:

The controller provides RC calibration to keep the differentiation gain process invariant. In order to reduce the effect of any high frequency coupling to the differentiator input, the differentiator gain is flattened out for frequencies beyond the band of interest. In addition to frequency discrimination, the differentiation process adds a 90 degrees phase shift to the incoming signal. This phase shift is inherent to [the] differentiation process. Since the output is in quadrature phase with the input (except for differing amplitude), cross multiplication of the input and output results in frequency information.

Please amend the paragraph beginning on page 46, line 23 as follows:

Figure 23 shows an exemplary analog multiplier 331, 332 with zero higher harmonics in accordance with the present invention. Buffers one [334] 337 and two 335 are added to a Gilbert cell to linearize the voltage levels. Buffers one [334] 337 and two 335 convert the two inputs into two voltage levels for true analog multiplication using a Gilbert cell. The Gilbert cell is comprised of transistors 336, 338, resistors [340, 342] 382, 372 and cross-coupled pairs of transistors [344, 346] 374, 376 and transistors [348, 350] 378, 380.

Please amend the paragraph beginning on page 51, line 9 as follows:

The power control circuit includes transistor pairs in parallel. Transistors 674, 676, 678, 680 are switch transistors and are coupled to diode-connected transistors 682, 684, 686, 688, respectively. The switch transistors 674, 676, 678, 680 are coupled to a current source 670. Each diode-connected transistor 682, 684, 686, 688 can be switched into the parallel combination [of] by

turning its respective switching transistor on. Conversely, any diode-connected transistor can be removed from the parallel combination by turning its respective switch transistor off. The current from the current source 670 is injected into a parallel combination of switch transistors 674, 676, 678, 680. The power level can be incremented or decremented by switching one or more switch transistors into the parallel combination. By way of example, a decrease in the power level can be realized by switching a switch transistor into the parallel combination. This is equivalent to less voltage drop across the parallel combination, which in turn corresponds to a lower power level. A variety of stages are comprehended in alternative embodiments of the invention depending on the number of power levels needed for a given application. A thermometer code from the controller can be applied to the power control circuit according to which the power level is adjusted.

Please amend the paragraph beginning on page 52, line 28 as follows:

Alternatively, the bias circuit of the amplifying transistors 700, 702 for single IC embodiments can be set with a power control circuit as shown in figure 28. The current source is connected directly to the amplifying transistor 700. By incrementally switching the diode-connected transistors 682, 684, 686, 688 into the parallel combination, the voltage applied to the gate of the amplifying transistor 700 is incrementally pulled down toward ground. Conversely, by incrementally switching the diode-connected transistors 682, 684, 686, 688 out of the parallel combination, the voltage applied to the gate of the amplifying transistor 700 is incrementally pulled up toward the source voltage (not shown). A similar power control circuit can be used with the amplifying transistor 702.

Please amend the paragraph beginning on page 53, line 32 as follows:

Transistor 756 has two purposes. First, it is a current source that biases transistors 734, 738. Second, it provides a means for switching transistors 734, 738 in and out of the circuit to alter the gain of the output stage amplifier. Each transistors 758, 760, 762 serves the same purpose for its respective transistor pair. A digital control[,] word from the controller can be applied to the gates of the transistors 756, 758, 760, 762 to digitally set the power level. This approach provides the flexibility to apply ramp up and ramp down periods to the PA, in addition to the possibility of digitally controlling the power level. The drains of the transistors [756, 758, 760, 762] 734, 744, 748.

752 and 738, 746, 750, 754 are connected to a circuit that serves a twofold purpose: 1) it converts the differential output to single ended output, and 2) it matches the stage to external 50 ohm antenna to provide maximum transferable gain.

Please amend the paragraph beginning on page 54, line 17 as follows:

In embodiments of the present invention utilizing a low-IF or direct conversion architecture, techniques are implemented to deal with the potential disturbance of the local oscillator by the PA[]. Since the LO generator has a frequency which coincides with the RF signal at the transmitter output, the large modulated signal at the PA output may pull the VCO frequency. The potential for this disturbance can be reduced by setting the VCO frequency far from the PA output frequency. To this end, an exemplary embodiment of the LO generator produces RF clocks whose frequency is close to the PA output frequency, as required in a low-IF or direct-conversion architectures, with a VCO operating at a frequency far from that of the RF clocks. One way of doing so is to use two VCOs 864, 866, with frequencies of f_1 and f_2 respectively, and mix 868 their output to generate a clock at a higher frequency of f_1+f_2 as shown in figure 31(a). With this approach, the VCO frequency will be away from the PA output frequency with an offset equal to f_1 (or f_2). A bandpass filter 876 after the mixer can be used to reject the undesired signal at f_1-f_2 . The maximum offset can be achieved when f_1 is close to f_2 .

Please amend the paragraph beginning on page 54, line 31 as follows:

An alternative embodiment for generating RF clocks far away in frequency from the VCO is to generate f_2 by dividing the VCO output by N as shown in Figure 31(b). The output of the VCO 864 (at f_1) is coupled to a divider 872. The output of [te] the divider 872 (at f_2) is mixed with the VCO at mixer 868 to produce an RF clock frequency equal to: $f_{LO} = f_1'(1+1/N)$, where f_1 is the VCO frequency. A bandpass filter 874 at the mixer output can be used to reject the lower sideband located at f_1 - f_1 /N.

Please amend the paragraph beginning on page 55, line 5 as follows:

In another embodiment of the present invention, a single sideband mixing scheme is used for the LO generator. Figure 32 shows a single sideband mixing scheme. This approach generates

I and Q signals at the VCO 864 output. The output of the VCO 864 is coupled to a quadrature frequency divider [876] $\underline{877}$ that should be able to deliver quadrature outputs. Quadrature outputs will be realized if the divide ratio (N) is equal to two to the power of an integer (N = 2^n). The I signal output of the divider [876] $\underline{877}$ is mixed with the I signal output of the VCO 864 by a mixer 878. Similarly, the Q signal output of the divider [876] $\underline{877}$ is mixed with the Q signal output of the VCO 864 by a mixer 880.

Please amend the paragraph beginning on page 55, line 22 as follows:

Figure 33 shows an LO generator architecture in accordance with an embodiment of the present invention. This architecture is similar to the architecture shown in figure 32, except that the LO generator architecture in figure 33 generates I-Q data. In a low-IF system, a quadrature LO is desirable for image rejection. In the described embodiment, the I and Q outputs of the VCO can be applied to a pair of single sideband mixer to generate quadrature LO signals. A quadrature VCO 48 produces I and Q signals at its output. Buffers are included to provide isolation between the VCO output and the LO generator output. The buffer 884 buffers the I output of the VCO 48. The buffer 886 buffers the Q output of the VCO 48. The buffer 888 combines the I and Q outputs of the buffers 884, 886. The signal from the buffer 888 is coupled to a frequency divider 890 where it is divided by N and separated into I and Q signals. The I-Q outputs of the divider 890 are buffered by buffer [892] 891 and buffer 894. The I output of the divider 890 is coupled to a buffer [892] 891 and the Q signal output of the divider 890 is coupled to a buffer 894. A first mixer 896 mixes the I signal output of the buffer [892] 891 with the I signal output of the buffer 884. A second mixer 897 mixes the Q signal output from the buffer 894 with Q signal output from the buffer 886. A third mixer 898 mixes the Q signal output of the buffer 894 with the I signal output of the buffer 884. A fourth mixer 899 mixes the I signal output from the buffer [892] 891 with the Q signal output from the buffer 886. The outputs of the first and second mixers 896, 897 are combined and coupled to buffer [900] 893. The outputs of the third and fourth mixers 898, 899 are combined and coupled to buffer [902] 895. LC circuits (not shown) can be positioned at the output of each buffer [900, 902] 893, 895 to provide a second-order filter which rejects the spurs and harmonics produced due to the mixing action in the LO generator.

Please amend the paragraph beginning on page 60, line 6 as follows:

Figure 33(a) shows a signal passing through a limiting buffer [910] $\underline{912}$ (such as the buffers implemented in the LO generator). When a large signal at a frequency of f accompanied with a small interferer at a frequency of Δf [902] $\underline{911}$ away pass through a limiting buffer, at the limiter output the interferer produces two tones $\pm \Delta f$ 914, 916 away from the main signal, each with 6 dB lower amplitude. Therefore, the spur at 2.5f1 will actually be 10+15+15+6=46 dB attenuated when it passes through the buffer, instead of the 40 dB calculated above. It will also produce an image at 0.5f1 which is 10+15+22+6=53 dB lower than the main signal. This will dominate the spur at 0.5f1 because of the third harmonic of the divider mixed with the VCO signal, which is more than 75 dB lower than the main signal.

Please amend the paragraph beginning on page 60, line 16 as follows:

Since the buffer is nonlinear, another major spur at the LO generator output is the third harmonic of the main signal located at 3 x 1.5fl. This signal will be 10+22 = 32 dB lower than the main harmonic. The 22 dB rejection results from an LC circuit (not shown) tuned to [1155]1.5f1 (equation (49)) in the buffer. This undesired signal will not degrade the LO generator performance, since even if a perfect sinewave is applied to upconversion (or downconversion) mixers, due to hard switching action of the buffer, the mixer is actually switched by a square-wave whose third harmonic is only 10 dB lower. Thus, if a nonlinear PA is used in the transmitter, even with a perfect input to the PA, the third harmonic at the transmitter output will be 10+22+10 = 42 dB lower. The first 10 dB is because the third harmonic of a square-wave is one third of the main one, the 22 dB is due to the LC filter at the PA output, and the last 10 dB is because the data is spread in the frequency domain by three times. Any DC offset at the mixer input in the transmitter is upconverted by the LO, and produces a spur at f1. This spur can be attenuated by 13 dB for each LC circuit used (equation (49)). In addition, the signal at the mixer input in the transmitter is considerably larger (about 10-20 times) than the DC offset. Thus the spur at f1 will be about 13+13+26 = 52 dB lower than the main signal. All other spurs given in Table 1 are more than 55 dB lower at the LO generator output. The dominant spur is the one at 2.5f1 which is about 46 dB lower than the main signal.

Please amend the paragraph beginning on page 65, line 10 as follows:

Figure 34 shows a block diagram of the wide tuning range VCO comprising two coupled oscillators where the amount of coupling transconductance is variable. The wide tuning range VCO comprises two resonators 800, 802 and four transconductance cells, g_m cells 804, 806, [808] 807, [810] 805. The transconductance cells are drivers that convert[s] voltage to current. The transconductance cells used to couple the oscillators together have a variable gain. The first VCO 800 provides the I signal and the second VCO provides the Q signal. The output of the first VCO 800 and the output of the second VCO 802 are coupled to transconductance cells 806, 807, respectively, combined, and fed back to the first VCO 800. The transconductance cell 807 used for feeding back the output of the second VCO to the first VCO is a programable variable gain cell. Similarly, the output of the second VCO 802 and the output of the first VCO 800 are coupled to transconductance cells 805, 804, respectively, combined, and fed back to the second VCO 802. The transconductance cells 804 used for feeding back the output of the first VCO to the second VCO is a programmable variable gain cell. The gain of the programmable variable gain transconductance cells 804, 807 can be digitally controlled from the controller.

Please amend the paragraph beginning on page 65, line 33 as follows:

Transistors 818 and 820 form a cross-coupled pair that injects a current into tank #1 in which the current through the transistor 818 is exactly 180 degrees out of phase with the current in the transistor 820. Likewise, transistors 822 and 824 form a cross-coupled pair that injects a current into tank #2 in which the current through the transistor 822 is exactly 180 degrees out of phase with the current in the transistor 824. The first set of coupling devices 834, 836 injects a current into tank #1 that is 90 degrees out of phase with current injected respectively by the transistors 818, 820. The second set of coupling devices 838, 840 injects a current into tank #2 that is 90 degrees out of phase with the current injected respectively by the transistors 822, 824. The tank impedances cause[s] a frequency dependent phase shift. By varying the amplitude of the coupled signals, the frequency of oscillation changes until the phase shift through the tanks results in a steady-state solution. Varying the bias of the current source controls the gm of the coupling devices. Current sources 812, 816 provide control of VCO tuning. Current sources 810, 814 provide segmentation of the VCO tuning range.

Please amend the paragraph beginning on page 66, line 13 as follows:

Figure 36(a) shows the typical tuning curve of the wide tuning range VCO before and after segmentation. The horizontal axis is voltage. The vertical axis is frequency. Figure 36(b) shows how segmentation is used to divide the tuning range and linearize the tuning curve. The linear tuning curves correspond to different VCO segments. The slope of the linear tuning curves is a result [control] of VCO tuning. The horizontal axis is voltage. The vertical axis is frequency.

Please amend the paragraph beginning on page 71, line 6 as follows:

Transistors 172, 174, 176[.], 178, 180, 182 form a cascode current source with a reference $current\,I_{REF}\,184.\,With\,the\,gates\,of\,the\,transistors\,172\,and\,178\,tied\,to\,their\,respective\,sources,\,a\,fixed\,theorem and\,theorem and\,the$ reference current I_{REF} 184 can be established. By tying the gates of the transistors 174, 180 to the gates of the transistors 172, 178, respectively, the current through resistor R_C 186 can be mirrored to I_{REF} 184. Similarly, by tying the gates of the transistors 176, 182 to the gates of the transistors 174, 180, respectively, the current through resistor R_C 186 can be mirrored to a tunable capacitor C_C 188. The calibration circuit tunes the absolute value of the RC to a desired frequency by using this cascode-current source to provide identical currents to the on-chip reference resistor R_C 186 and to the tunable capacitor C_{C} 188 generating the voltages V_{RES} 190 and V_{CAP} 192, respectively. Embodiments of the present invention that are integrated into a single IC can use an off-chip reference resistor R_c to obtain greater calibration accuracy. The current through the tunable capacitor is controlled by a logic control block 195 via switch S₂ 193. During the charging phase, switch S_2 193 is closed and switch S_1 is open to charge the tunable capacitor C_C 188 to V_{CAP} . The voltage held on the tunable capacitor 188 V_{CAP} is then compared, using a latched comparator 198, to a voltage generated across the reference resistor 186. The value of the tunable capacitor C $_{
m c}$ 188 is incremented in successive steps by the logic control block 195 until the voltage held by the tunable capacitor C_C matches the voltage across the reference resistor 186, at which point the 4-bit control word for optimal calibration of the RC circuits for the transmitter, receiver, and LO generator is obtained. More particularly, once the voltage V_{CAP} reaches the voltage V_{RES}, the output of the comparator output 198 switches. The switched comparator output is detected by the control logic 195. The control logic 195 opens switch S₂ 193 and closes switch S₁ 194 causing the tunable

capacitor $188\,C_{\rm C}$ to discharge. The resultant 4-bit control word is latched by the control logic 195 and coupled to the transceiver, receiver, and LO generator.

Please amend the paragraph beginning on page 72, line 18 as follows:

Figure 40 shows an exemplary embodiment of the RC calibration circuit using polyphase filtering. The RC calibration circuit uses the reference clock from the LO generator to adjust the RC value in two polyphase filters 280, 282 in successive steps until an optimum value has been selected. In this process, the two polyphase filters 280, 282 provide signal rejection that is dependent upon the value of w=(RC)⁻¹ to which they are tuned by control logic 286. Initially, the first filter (Polyphase A) 280 is tuned to a frequency less than the frequency of the reference clock (reference frequency), and the second filter (Polyphase B) 282 is tuned to a frequency greater than the reference frequency by control logic 286. The signals at the outputs of the polyphase filters are detected with a received-signal-strength-indicator (RSSI) block 284, 285 in each path. Polyphase A filter is coupled to RSSI block 284 and the polyphase B filter is coupled to RSSI block 285.

Please amend the paragraph beginning on page 72, line 29 as follows:

With an input dynamic range of 50 dB, the RSSI circuit is designed to detect the levels of rejection provided by the polyphase filtering. The outputs of RSSI block 284 and RSSI block 285 are coupled to a comparator [280] 288 where the level of signal rejection of each polyphase filter is compared by comparator [280] 288. The outputs of the RSSI blocks are also coupled to the control logic 286. The control logic 286 determines from the RSSI outputs which polyphase filter has a lower amount of signal suppression. Then, the control logic 286 adjusts the frequency tuning of that filter in an incremental step via the control logic 286. This is done by either increasing the tuned frequency of the first filter (polyphase A) filter 280, or by decreasing the tuned frequency of the second filter (polyphase B) 282 by changing the appropriate 4-bit control word. This process continues in successive steps until the 4-bit control word in each branch are identical, at which point, the RC values of the two polyphase filters are equal. The 4-bit control word provides a maximum deviation of only $\pm 5\%$.

Please amend the paragraph beginning on page 75, line 2 as follows:

The switches can be binary-weighted in size and the switch sizes can be chosen according to tradeoffs regarding parasitic capacitances and frequency limitations based on the on-resistance of the CMOS switches. The capacitive error resulting from the parasitic capacitance in each capacitive array does not result in frequency error between the three polyphase stages of the RC calibration circuit in the controller. This is [because] achieved by using the same capacitor array in each filter, and by scaling the resistance accordingly in each case. Scaling resistances, relative to those in the fundamental polyphase filter, by factors of 1/3 and 1/5 in the 3rd and 5th harmonic filters respectively, are achieved with a high degree of accuracy with proper layout. Similarly, *RC* tuning in all other blocks utilizing the calibrated code is optimized when an identical capacitive array is used, scaling only the resistance value in tuning to the desired frequency. The capacitors in the capacitive arrays are laid out in 100 fF increments to improve the matching and parasitic fringing effects.

Please amend the paragraph beginning on page 76, line 5 as follows:

Figure 42 shows an exemplary embodiment of the bandgap calibration circuit. The bandgap calibration circuit uses the reference clock provided from the LO generator and a reference resistor R_{REF} 236 to adjust a tunable resistance value R_{POLY} 238 in a compare-and-increment loop until an optimum value is obtained. In embodiments of the present invention which are integrated into a single IC, the reference resistor R_{REF} 236 can be off-chip to provide improved calibration accuracy. A 4-bit control word is output to accurately calibrate the resistors in the transmitter, receiver and LO generator within ±2%. Transistors [227] 224, 226, 228, 230, 232, 234 form a cascode current with a reference current I_{REF}. The transistors 224, 230 each have their gates tied to their respective sources to set up the reference current I_{REF}. By tying the gates of the transistors 224, 230, respectively to the gates of the transistors 226, 232, the reference current IREF is mirrored to the reference resistor $R_{REF\,236}$. Similarly, by tying the gates of the transistors 228, 234, respectively to the gates of the transistors, the reference current I_{REF} is also mirrored to the tunable resistor R_{POLY} 238. The voltage generated across the tunable resistor R_{POLY} 238 is compared, using a latched comparator 240, to the voltage generated across the reference resistor R_{REF} 236. The value of the tunable resistor R_{POLY} 236 is incremented in successive steps, preferably, every 0.5 μ s, through the utilization of control logic 242 that is clocked, by way of example, at 2 MHz. This process continues until the voltage V_{POLY} across the tunable resistor R_{POLY} 238 matches the voltage V_{REF} across the off-

chip reference resistor R_{REF} 236 causing the output of the comparator to change states and disable the control logic 242. Once the control logic is disabled, the 4-bit control word can be used to accurately calibrate the resistors in the transmitter, receiver and LO generator.

Please amend the paragraph beginning on page 77, line 2 as follows:

The bandgap calibration circuit can be used for numerous applications. By way of example, figure 43 shows a bandgap calibration circuit 244 used in an application for calibrating a bandgap reference current that is independent of temperature. The 4-bit control word from the bandgap calibration circuit is coupled, by way of illustration, to the receiver. The 4-bit control word is used to calibrate resistances in a proportional-to-absolute-temperature (PTAT) bias circuit 246, and also in a V_{BE} (negative temperature coefficient) bias circuit 248. The outputs of these blocks are two bias voltages, V_P 250 and V_N , 252 that generate currents exhibiting a positive temperature coefficient, and a negative temperature coefficient, respectively. When these currents are summed together using the cascode current mirror formed by transistors 254, 256, 258, 260, the [result is a] resultant current I_{OUT} displays a (ideally) zero temperature coefficient.

Please amend the paragraph beginning on page 77, line 15 as follows:

In the transmitter, receiver and LO generator non-silicided polysilicon resistors can be used. As those skilled in the art will appreciate, other resistor technologies can also be used. Non-silicided polysilicon resistors have a high sheet resistance of $200 \cdot \Omega$ /square along with desirable matching properties. A switching resistor array as shown in figure 44 can be used to calibrate a resistor. The array includes serial connected resistors 208, 210, 212, 214, 216, which, by way of example, have resistances of 2200Ω , 1100Ω , 550Ω , 275Ω , and 137Ω , respectively. The resistors 210, 212, 214, 216 include a bypass switch for switching the resistors in and out of the array. The switch positions are nominally selected to produce an equivalent of 3025Ω . This resistance value has been chosen as a convenience to match the value used in generating an accurate bandgap reference current. A 4-bit calibration code 206 is used to control the total resistance in this array. As seen in figure 44, the resistances are binary-weighted in value and the accurate scaling of each incremental resistance results by placing the largest resistor $(2200 \, \Omega)$ 208 in series to generate each value. In the described embodiment, the incremental resistances shown in figure 44 are chosen so that the total resistance

in the array covers a range 30% above and below its nominal value, with a maximum resistance error of +2% determined by the incremental resistance switched by the LSB. The range of resistance covered by the array is sufficient to cover typical process variations in a semiconductor process. A series resistive array may be desirable <u>as</u> opposed to a parallel resistive array because of the smaller area occupied on the wafer.

Please amend the paragraph beginning on page 78, line 15 as follows:

Figure 45 is a block diagram of the Floating MOS capacitor in accordance with an embodiment of the present invention.[.] As shown in Figure 45, the capacitor comprises two similar devices 858, [860] 859 in series. Each MOS transistor has its source and drain connected together. The connected drain-source terminal of the MOS transistor 858 constitutes the input of the CMOS capacitor and the connected drain-source terminal of the MOS transistor [860] 859 constitutes the output of the CMOS capacitor. The gates of each MOS transistor are connected through a common resistor 862 to a bias source (not shown).

Please amend the paragraph beginning on page 79, line 2 as follows:


Since the antenna is usually single-ended, differential applications generally require a mechanism to convert the antenna signal from single-ended to differential for connection to the differential low noise amplifier (LNA) or the differential PA. The circuit implementation for a single-ended to differential LNA is shown in Figures 46 and 47. LC circuit, 646, 648 and the CL circuit 652, 650 matches the PA to the antenna when the PA is on and the LNA is off (as shown in figure 46), and matches the LNA to the antenna when the LNA is on and the PA is off (as shown in figure 47). [Since] When the LNA is off [and] it only introduces a capacitive loading to the PA. The matching circuit can be designed to compensate for this additional capacitance.

Please amend the paragraph beginning on page 79, line 11 as follows:


In operation, during the transmit mode, a differential voltage across the drains of the PA transistors 634, 632 is generated. The two drains assert 180-degree out of phase voltages and they are combined through the LC and CL matching circuits to yield a single-ended voltage at the output. The LC circuit shifts the phase of the output signal from the transistor [634] 632 by 90 degrees. The

CL circuit shifts the phase of the signal output from the transistor [632] 634 by 90 degrees in the opposite direction. Consequently, both signals are in-phase when combined at the output of [te] the matching circuits.

SDB PAS432253.1-*-5/10/02 5:00 PM



FI 0. -



F16.2




FIG. 4




FIG. 4(a)





FIG. 7









FIG. 23







F16.33



F1G. 33(a)



F1G. 40



F1G. 45